The VITAL (VHDL Initiative Towards ASIC Libraries)ASIC Modeling Specification is defined in this standard.This modeling specification defines a methodology which promotes the development of highly accurate, efficient simulation models for ASIC (Application-Specific Integrated Circuit)components in VHDL.
- Sponsor Committee
- C/DA - Design Automation
Learn More - Status
- Inactive-Withdrawn Standard
- PAR Approval
- 1999-06-26
- Superseding
- 1076.4-1995
- Board Approval
- 2000-09-21
- History
-
- Withdrawn:
- 2009-01-26
- ANSI Approved:
- 2001-02-01
- Published:
- 2001-09-28
Working Group Details
- Society
- IEEE Computer Society
Learn More - Sponsor Committee
- C/DA - Design Automation
Learn More - Working Group
-
VITAL_WG - VITAL Application Specific Integrated Circuit Working Group
- IEEE Program Manager
- Vanessa Lalitte
Contact - Working Group Chair
- Ajayharsh Varikat
No Active Projects
No Active Standards
No Superseded Standards
No Inactive-Withdrawn Standards
No Inactive-Reserved Standards