Active Standard

IEEE 1890-2018

IEEE Standard for Error Correction Coding of Flash Memory Using Low-Density Parity Check Codes

A two-level code construction scheme for non-volatile memories (NVM) that is based on low-density parity-check codes is specified in this standard. This scheme constructs an auxiliary codeword that encodes a subset of bits from the primary packets stored in an NVM memory unit. The auxiliary codeword is decoded only when the detection of at least one of the primary codewords fails. The encoding and decoding techniques for this scheme are presented. The two-level scheme outperforms the traditional one-level method while it requires only a small memory overhead and negligible latency. Moreover, it outperforms the one-level scheme that uses a code that is twice as long in the low raw bit error rate regime.

Sponsor Committee
C/MSC - Microprocessor Standards Committee
Learn More
Status
Active Standard
PAR Approval
2013-05-10
Board Approval
2018-09-27
History
Published:
2019-02-28

Additional Resources

Erratas
1890-2018_errata.pdf

Working Group Details

Society
IEEE Computer Society
Learn More
Sponsor Committee
C/MSC - Microprocessor Standards Committee
Learn More
Working Group
ECC_NVM_P1890 WG - Error Correction Coding for Non-Volatile Memories_P1890 WG
Learn More
IEEE Program Manager
Tom Thompson
Contact
Working Group Chair
Kiran Gunnam
No Active Projects
No Active Standards
No Superseded Standards
No Inactive-Withdrawn Standards
No Inactive-Reserved Standards
Newswire

Sign up for our monthly newsletter to learn about new developments, including resources, insights and more.